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\ bstract 1.1 Network Technologies 
AURORA is one of five U.S. testbeds charged with ex- 
1 loring applications of, and technologies necessary for, net- 
ivorks operating a t  gigabit per second or higher bandwidths. 
\URORA is also an experiment in collaboration, where gov- 
I rnment support (through the Corporation for National Re- 
-cnrch Initiatives, which is in turn funded by DARPA and the 
S SF) has spurred interaction among centers of excellence in 
ii~rlustry, academia, and government. 
The emphasis of the AURORA testbed, distinct from the 
other four testbeds, is research into the supporting technolo- 
gics for gigabit networking. Our targets include new software 
architectures, network abstractions, hardware technologies, 
and applications. This paper provides an overview of the 
coals and methodologies employed in AURORA, and reports 
preliminary results from our first year of research. 
I Introduction 
AURORA is an experimental wide area network testbed 
tvhose main objective is the exploration and evaluation of 
lcchnologies that will support operation a t  or near giga- 
I,it per second bandwidths [i']. AURORA will also address 
issues associated with the organization of such networks, 
-nch as communications architectures and application ser- 
vice models. The project's research participants are Bellcore, 
IUM, MIT, and the University of Pennsylvania. Collaborat- 
i l l$  telecommunications carriers are Bell Atlantic, MCI, and 
Synex. These carriers are investigating the provision and 
1 )peration of gbps facilities and cooperating in the research. 
The research being carried out in AURORA may be divided 
i tlt,o three areas of investigation: 
a Alternative Network Technologies 
a Distributed System/Application Interface Paradigms 
a Gigabit Network Applications 
'I'he work being undertaken in each area is outlined below. 
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AURORA will explore two significant transfer mode op- 
tions, and the interworking between them. Asynchronous 
Transfer Mode (ATM), based on the exchange of small fixed- 
size cells, is the broadband methodology currently favored 
within the telecommunications industry [l 11. Packet Trans- 
fer Mode (PTM) is the term used in this document to de- 
scribe packet transport methodologies that permit a mixture 
of different packet sizes within the network1. It is the method 
preferred by segments of the data communications industry. 
Each approach has its advantages, and they will coexist in 
the national network of tomorrow. 
This project will enhance and deploy experimental 
switches tailored to each of the transfer modes - Bellcore's 
ATM-based Sunshine switch and IBM's PTM-based plaNET 
switch. Since switches are only one aspect of network technol- 
ogy, the project will prototype additional components, both 
hardware and software, to  support the associated transmis- 
sion, host interface, signaling, operations and management 
functions. Interworking, between the PTM and ATM envi- 
ronments, is being implemented and transfer mode indepen- 
dent issues, including higher level transport protocols, are 
under investigation. 
A result of this experiment will be hands-on experience 
with these two transfer modes, a characterization of the do- 
main of utility for each of them, and an understanding of the 
problems of internetworking at gigabit speeds. 
1.2 Dis t r ibu ted  Sys tem/  
Application Interface Pa rad igms  
An important part of network architecture is packag- 
ing the network service and presenting it to the application 
builder in a way that simplifies the application design without 
restricting or unduly complicating the operation of the net- 
work. The most popular abstractions for today's networks 
are the reliable byte stream and the remote procedure call 
(RPC). Both of these seem to provide convenient and nat- 
ural interfaces to  applications, but both are limited in the 
functions they can deliver. The byte stream, because it in- 
sists on reliable delivery, cannot also control latency of deliv- 
ery. Remote procedure calls, because they represent serial- 
' Although ATM transfen data in fixed-sized cells, applicatims may 
still communicate using variable length packets. Conversion between 
cells and packets is handled above the ATM layer. 
,, #.d communication across a network, degrade directly with 
a I I creasing network latency. 
An alternative network abstraction is one in which the 
1 1 1  t,work is modeled as shared virtual memory. That is, the 
tplication makes use of the network by reading and writing 
1 >arts of its address space which are replicated a t  the commu- 
I I i cating sites using the network. This approach stresses net- 
work transparency and assumes that the software supporting 
t llc application interface can deduce the proper action (e.g., 
caching and read-ahead) from the past behavior of the ap- 
~vlication. Alternative approaches that are less transparent 
;I I I ~  require some explicit characterization of application ser- 
\ ice requirements are also being explored. These approaches 
111ight serve a broader set of applications than the implicit 
.;hared virtual memory scheme. The opportunity to explore 
110th of these approaches in the context of AURORA may re- 
veal basic issues in the packaging of the network for the ap- 
lllication. 
1.3 Gigabit  Applicat ions 
The exchange of visual images represents an increasingly 
significant aspect of network traffic. The growing bandwidth 
requirement is driven both by increased display resolutions 
and by increased emphasis on visually-oriented computing 
and communication. The result is likely to be a network 
load dominated by transmission of visual still images, video 
.<a-.iluences, and animated scientific visualizations. 
As part of the project we are exploring the use of the 
1 1  +tbed for video conferencing and multi-media teleconfer- 
, !icing applications, and for the presentation of multi-media 
i 1 1  formation, including high-resolution images - all targeted 
:it. understanding their use in the business, scientific and res- 
~~lcnt ia l  environments of the future. As an adjunct to the 
~troject, we intend to  encourage the use of this testbed by 
,clccted members of the research community a t  the partici- 
I lilting sites. 
1.4 Research  Methodology 
The research methodology for AURORA is experimental 
I 'roof-of-concept through the actual prototyping and deploy- 
ment of a long-haul experimental network. The deployment 
IJI this testbed is crucial to the realization of our research 
goals. Because the project is fundamentally collaborative, 
;~nd  because the participants are focusing on distinct compo- 
~rcnts of the overallsolution, it is only by the assembly of these 
coll~ponents into an integrated, functioning system that both 
t I I C  overall architecture and the individual components can be 
llroperly tested. Some participants are focusing on switching 
t cchnologies; others are addressing host interfaces and ter- 
~ i ~ i n a l  devices; still others are concentrating on the software 
aspects of gigabit networks. Proper evaluation of the switch 
performance requires the realistic traffic generated by the ter- 
11lina1 components. Similarly, evaluation of terminal devices 
I ,,quires their interconnection by a switching fabric with ap- 
I tropriate bandwidth, delay, and jitter characteristics. Thus, 
Figure 1: AURORA testbed geography 
the testbed will enable and motivate the integration of these 
distinct activities. 
The geographical distribution of the testbed, illustrated 
in figure 1, not only adds significantly to the experimental 
reality of the planned research (realistic delay, jitter, error 
rates), but it will also afford experience regarding the per- 
formance and maintenance of such a network that will be 
valuable to the participating carriers. 
The gigabit network will link four sites: 
Bellcore's Research and Engineering Laboratory, 
Morristown, NJ 
IBM's T.J. Watson Research Center, 
Hawthorne, NY 
MIT's Laboratory for Computer Science, 
Cambridge, MA 
University of Pennsylvania's Distributed Systems 
Laboratory, Philadelphia, PA 
1.5 Organizat ion 
The main purpose of this paper is to  enunciate the goals 
and research plans of the AURORA project. Though not all 
of the ongoing work is reported here, we provide numerous 
citations. The remainder of this article comprises sections 
on: the network transmission infrastructure; the switched 
backbone network; local attachment; transport and higher 
layers; distributed systems; gigabit applications; and network 
control. 
2 Network Transmission Infrastructure 
The transmission infrastructure is composed of the facil- 
ities that interconnect the various sites. These facilities will 
Figure 2: AURORA testbed topology 
be based on SONET [ll] ,  which is emerging as the domi- 
nant standard for point-tupoint long distance communica- 
tion over fiber optic transmission links. While the switching 
nodes view the facilities as comprised of point-to-point links, 
the facilities themselves are more complex and capable of re- 
arrangement into different patterns of connectivity by means 
of cross-connect switches and add-drop multiplexers within 
t1:c infrastructure. In fact, the infrastructure may be viewed 
as a large piece of experimental apparatus that can be tuned 
and refined in response to  changing hypotheses regarding ap- 
]>lications and their supporting interfaces. Accordingly, the 
.:\URORA project will provide an experimental testbed for the 
exploration of issues related t o  transmission equipment, to  
inultiplexers and cross-connects, to  the management aspects 
of the SONET standard, and other issues related to  network 
i~ifrastructure. 
technologies, a single network with richer connectivity can 
be configured. The most highly connected topology that can 
be realized by the facilities is just one link less than a fully 
connected mesh. 
2.1 Tkansrnission In te r faces  
In order to  attach the switching equipment to the carrier 
provided facilities, work will be done a t  Bellcore and IBM to 
prototype SONET-compatible transmission link interfaces. 
Bellcore's research effort includes two custom SONET 
devices, a 155 Mbps STS-3c framer [15] and a 622 Mbps 
STS-12 multiplexer. Both devices can function as either a 
transmitter or receiver. The STS-3c framer generates the 
SONET framing overhead and embeds user supplied data 
within the SONET payload. This device contains a byte-wide 
interface and generates the control signals which handshake 
with user circuitry. I t  performs all the pointer manipula- 
tions required to  identify the synchronous payload envelope 
contained within a SONET frame. The framers have been 
prototyped and were fabricated successfully last year. 
The STS3c  framer supplies as its output either a se- 
rial stream or a byte-wide interface containing the format- 
ted SONET signal. The STS-12 multiplexer interfaces to 4 
STS-3c framers and byte interleaves these signals producing 
an STS-12 format. The combination of these two devices 
provides access to  an STS-12 link through byte-parallel in- 
terfaces to four STS-3c channels. 
The IBM and Bellcore interfaces will both use the SONET 
chipsets described above. Bellcore's Sunshine interface will 
map ATM cells into the SONET payload. The chip-set pro- 
vides some additional control signals which facilitate this 
mapping. The plaNET interface developed a t  IBM will per- 
mit the mapping of variable sized packets into the SONET 
payload. The mapping and the corresponding reconstruction 
of packets will be performed by Programmable Gate Array 
devices capable of operating a t  622 Mbps (the STS-12 speed). 
The planned topology of the AURORA testbed is illus- 
trated in Figure 2. Each of the four sites is connected to  a 3 The Switched Backbone Network 
central office through three OC-12 (622 Mbps) links. The 
central offices are themselves interconnected in a linear fash- 
ion. The links between the central offices also comprise three 
OC-12 links. The central offices have the ability to cross 
connect the various OC-12 links independently and conse- 
quently, with this physical topology, a large number of logical 
topologies can be configured. 
The initial use of the facilities will be to  provide two sep- 
arate networks, one based on plaNET and the other based on 
Sunshine. This will enable the two technologies t o  be tested 
and debugged before introducing the additional difficulties 
of interworking between them. I t  has been shown that with 
I he available facilities it is possible to  configure two separate 
~~etworks, each of which connects all four sites, the available 
handwidth between any two sites being 622 Mbps. When 
i t  becomes possible t o  interwork between the two network 
The backbone network consists of the switching facili- 
ties and the associated transmission interfaces. The issues 
of switch structure, packet formats, link scheduling, routing, 
etc. are important research areas that will be addressed in 
the construction of the AURORA backbone network. As men- 
tioned earlier, there will be two backbone networking tech- 
nologies deployed in AURORA- Sunshine and plaNET. 
Sunshine [lo] is an experimental switch being prototyped 
a t  Bellcore. It will use the Asynchronous Transfer Mode 
(ATM), which has been identified within the telecommunica- 
tions industry as the preferred approach for the next genera- 
tion of common carrier infrastructure, known as the Broad- 
band Integrated Services Digital Network (BISDN). Since 
standardization of the ATM architecture is now ongoing, 
practical experimentation with prototypes is an important 
activity. 
Sunshine is a synchronous, self-routing packet switch ar- 
e i~itecture based on non-blocking Batcherlbanyan networks. 
I he ability to implement large networks within custom 
('MOS VLSI devices along with their simplified control and 
i~on-blocking properties makes Batcherlbanyan networks ex- 
r rcmely attractive for high speed ATM applications. Sun- 
sl~ine's advanced queueing strategies make it extremely ro- 
hust over a wide range of traffic profiles and link utilizations. 
The plaNET network being developed a t  IBM will serve 
as AURORA'S PTM test-bed. PlaNET (formerly PARIS [3]) 
is a high-speed wide area networking system that makes use 
of a simplified network architecture in order to achieve the 
low packet delay and high nodal throughput necessary for 
the transport of high-speed real-time traffic. PlaNET in- 
cludes several novel design features that support high-speed 
network operation. The design of plaNET has been targeted 
toward supporting heterogeneous traffic types within the net- 
work. Thus, plaNET can support packets of different sizes, 
priorities, routing methods, etc. Among the different packet 
structures supported by the plaNET hardware are the source- 
routed PARIS packets and ATM cells. While plaNET will be 
l~sed as a PTM system within AURORA, the switching hard- 
ware can, if desired, provide the appearance of a pure ATM 
{witch. 
It is likely that ATM and PTM will coexist, so inter- 
working between them will be a requirement for successful 
~lctworking. AURORA thus provides two opportunities: first, 
to investigate the operating regions of each approach and, 
sccond, to attempt to  interwork between them. In the fol- 
lowing sections, we will examine the components of these two 
;witching systems in more detail. 
3.1 The Sunsh ine  Switch 
The Sunshine Switch is a self-routing ATM packet switch, 
conceived a t  Bellcore, with output buffering and a shared 
I ccirculating queue. This combination of buffering schemes 
J-ields a switch that is robust under a wide range of incident 
traffic. The architecture of the switch and its experimen- 
t a1 prototype implementation using custom CMOS chips is 
tlcscribed in [lo]. More detailed descriptions of the chips 
have also been published [12]. The current prototyping effort 
will produce 32x32 port switches, each port operating a t  the 
STS-3c rate of 155 Mbps. To deliver higher rates, a mecha- 
nism known as trunk grouping is used - groups of ports are 
aggregated to form higher bandwidth pipes, allowing traffic 
1 0  be switched a t  a rate of 622 Mbps. 
The 32 port Sunshine switch (excluding port controllers) 
is being implemented on a single circuit board. It includes 
twenty experimental custom CMOS VLSI chips (five different 
chip designs). At the time of writing, two of the five chips 
linve been fabricated and tested a t  full speed, and the remain- 
tlcr have been fabricated and are undergoing testing. The 
lihysical design of this board presents some major challenges; 
~iluultaneous switching noise that causes power-supply fluc- 
t ~lations and crosstalk is a significant consideration. 
3.1.1 Switch P o r t  Control lers  
A major ATM component lies in the per-line controllers 
that are located a t  the interface between the transmission 
lines and the switch ports. On the input side of the switch, 
the port controller must process ATM cells a t  the incom- 
ing line rate. Based on information contained within the 
cell header and local state information, the controller must 
generate and prepend a self-routing string that identifies the 
appropriate switch output. On the output side of the switch, 
each port controller must control access to  the output queues 
and format cells for transmission over the outgoing link(s). 
On either the input or output side of the switch, the controller 
must perform any hop-by-hop header mapping, accounting, 
and related functions that are required by the ATM-level pro- 
tocol. Among the functions of the port controller are virtual 
circuitIdatagram identifier translations, header verifications 
and labeling, adaptation layer processing, buffering and pri- 
ority queueing, and the generation of switch control headers. 
Each port of the Sunshine switch operates a t  the STS-3c 
rate of 155 Mbps. Trunk grouping allows a group of ports 
to  be treated as a single logical unit with a bandwidth of 
some multiple of 155 Mbps. In the current prototype effort, 
trunk groups of size four, carrying traffic a t  622 Mbps, are 
supported. Trunk grouping is achieved by allowing the four 
input port controllers of a group to  access a shared table, so 
that all members of a group can use the same information for 
routing, accounting, etc. Trunk grouping is implemented at 
the output ports by feeding four output ports of the switch 
fabric into a single output port controller which in turn places 
cells into an STS-12 stream. 
The input port controller requires a high-speed mecha- 
nism to identify and manipulate the various-sized informa- 
tion fields which are contained within each ATM header. A 
major component of the port controller, responsible for these 
manipulations, is a programmable cell processor, described 
below. 
3.1.2 Cell Processing Engine  
The cell processing engine being implemented a t  Bellcore 
is a custom RISC processor for ATM cell operations. This 
experimental CMOS VLSI chip has several FIFO's for ATM 
cell 110, and the processing unit has an instruction set tai- 
lored for header manipulation, including instructions to ma- 
nipulate arbitrarily aligned bit fields in ATM or adaptation 
layer headers. The data path in the processor is sufficiently 
wide to  handle entire ATM cells in a single operation. While 
the chip is especially tailored for handling switch input port 
functions, it can also be used for cell queues, multiplexors, or 
other high speed cell operations. It has also formed the basis 
of another cell processing chip, described in Section 4.2.4. 
3.2 T h e  p l a N E T  P r o j e c t  
The plaNET project at IBM covers the architecture, de- 
sign and prototyping of a high speed packet switching net- 
8s urk for integrated voice, video and data communications. 
I lie system includes both wide area and local area compe 
nl\nts operating as a single homogeneous network a t  aggre- 
gate speeds of several gigabitslsec. 
The plaNET project is the successor of the PARIS project 
[Y ,  11, which was successfully prototyped several years ago 
2nd provided 100 Mbps links. (The local area component, 
based on a 100 Mbps predecessor known as METARING [5], 
is called ORBIT). The plaNET switch under development 
will support SONET OC-12 or gigabitlsecond dark fiber links 
and will provide a nodal throughput approximately six times 
faster than the original PARIS switch. The ORBIT local 
access portion of the system will operate a t  a serial speed of 
one gigabitlsecond. In addition to this performance enhance- 
ment plaNET will support significantly more functions than 
I'ARIS. For example in PARIS, intermediate node routing is 
performed exclusively through a source routing scheme called 
Automatic Network Routing. In plaNET, several new routing 
flinctions will be supported, including extensive support for 
multicast and for ATM. I P  routing and LAN bridging func- 
tions are also being designed. The control and distributed 
algorithms used in the system are being optimized for the 
mix of traffic expected in gigabit networks. 
3.2.1 The p l a N E T  switch 
The switching mechanism is based on a shared broadcast 
medium with an aggregate capacity of 6 Gbps. The shared 
medium is implemented using a 64bit  wide internal broad- 
cast ring operating a t  approximately 100 million transfers per 
second. Access to the shared medium is arbitrated using an 
approximate First-Come-First-Served policy that is proven to 
provide minimal input delay. Numerous fault isolation and 
detection capabilities are supported. 
The shared ring is connected to  the various transmission 
interfaces by means of link adaptors. The switching function 
is implemented in a distributed fashion. Each adaptor re- 
ceives every packet broadcast on the shared medium. Then, 
by means of the routing information in each packet, it makes 
an independent decision whether or not to place the packet in 
its local packet buffers. Broadcasting and multicasting capa- 
bility is obtained therefore a t  no extra cost in this structure. 
The adaptors are actually powerful "packet processing" 
engines. They contain all the packet buffers and perform 
management of these buffers, routing and packet header ma- 
nipulation functions; they also provide support for network 
control and management functions. Considerable flexibility 
has been built into the design of the adaptors to permit ex- 
perimentation with a variety of different approaches. 
The queueing structure of the plaNET switch permits it 
to approach the ideal output port queueing switch in terms of 
pcrformance. The speed of the shared broadcast ring ensures 
that queueing a t  the input is strictly bounded by approx- 
imately three maximum sized packets. The output queues 
are the major point of queueing within the system. In order 
to provide appropriate quality of service to  various classes 
of traffic the buffer management a t  the output differentiates 
between three delay priorities and two "loss" priorities. The 
delay priority influences the scheduling of packet transmis- 
sions on the output link while the loss priority influences 
the choice of which packet to  discard in the event of buffer 
overflow. Most of the parameters such as discard thresholds, 
buffer sizes, etc. can be modified under software control. 
All the routine packet handling functions are handled in 
programmable gate array devices on the link adaptors which 
are designed to  keep up with the gigabitlsec link attachments. 
These routine functions include the queue management func- 
tions described above, checking and computing the error de- 
tecting codes, checking and updating the hop count field in 
the packet header, removing, adding or changing portions of 
the routing field, and performing a routing table lookup if 
required. Again, the hardware is general enough to permit 
different routing and packet header options to be easily in- 
corporated. 
In addition to the dedicated packet processing hardware, 
each adaptor contains a RISC microprocessor which is used 
for control and management purposes. The microprocessor 
initializes and updates all the registers and tables on the card. 
The adaptors have extensive statistics gathering and report- 
ing capabilities which are also controlled by the microproces- 
sor. 
In addition to the source routing mode supported in the 
original PARIS system, several new modes have been added 
to  plaNET. These include very general multicasting capa- 
bilities, a copy function which permits a controller to copy 
the packet as it is routed through the hardware, and direct 
support for the transport of ATM cells. 
The plaNET switch will initially support three interfaces: 
1. 155 and 622 Mbps SONET interfaces; 
2. A gigabitlsecond point-to-point optical link; and 
3. A gigabitlsecond LAN (ORBIT). 
4 Local attachment 
In this section we address the issue of connecting end user 
equipment into the backbone network. We shall focus on the 
attachment of work-stations and personal computers as these 
are the primary application development platform used in the 
AURORA testbed. 
4.1 Local a t t a c h m e n t  a r ch i t ec tu re  
An important issue is the architecture and topology of 
the local attachment. Numerous options are available and 
two have been selected for study in the AURORA testbed. 
These options represent two of the more important topologies 
under consideration for broadband local access: the star and 
the ring. 
The two approaches have their respective strengths and 
weaknesses. The star has as an advantage the capability to 
c(mtro1 and isolate individual end users. However, it requires 
one switch port per user. The ring attempts to  share a single 
switch port among multiple users a t  the cost of some loss in 
control of individual end users. 
4.1.1 The Sunshine  "star" 
Sunshine will employ ATM interfaces in a star topology. 
The ATM cells will travel between hosts and switches over 
SONET STS-12 or STS-3c point-t-point links. The inter- 
faces that connect hosts to the SONET links will perform 
the functions of segmenting packets into cells and the corre- 
sponding reassembly, in addition to  other functions of buffer 
management and protocol support. The architecture of the 
interface is driven by the needs of high performance and by 
the necessity to allow experiments with portions of the proto- 
col stack, e.g., congestion control and error correction strate- 
gies. The second goal dictates that the implementation of any 
interface should be achievable within a reasonably short time 
frame, t o  allow time for subsequent protocol experimentation 
as part of the AURORA project. Two host interface architec- 
tures that seek to meet these goals in somewhat different 
ways are described in Section 4.2. 
4.1.2 The p l a N E T  r ing  - O R B I T  
The plaNET network uses a ring structure for local at- 
tachment. ORBIT (Optical Ring with Buffer Insertion Tech- 
nology) is a gigabitlsec local area network that permits work- 
stations and other devices to  attach directly into the wide- 
area network. The ring is based on a buffer insertion ring and 
allows spatial reuse, i.e. concurrent access to  the network. 
This can increase the effective throughput by a significant 
factor over traditional token rings. 
The ORBIT ring can operate in either bi-directional or 
uni-directional mode. In the bi-directional case, the ring can 
reconfigure itself in the event of failure as a bidirectional 
bus. Access to the ring is controlled by a distributed fair- 
ness mechanism which is implemented in hardware [5]. It  
can operate over the entire ring or, in the case of failure of 
one or more linkslnodes, it can operate over disjoint segments 
of the bidirectional ring. The basic fairness mechanism has 
been extended for implementing multiple priority levels and 
the integration of asynchronous and synchronous traffic. 
A key aspect of ORBIT is its "seamless" interoperability 
with plaNET. Considerable attention has been paid to en- 
suring that the various routing modes, packet structures and 
priority levels supported in the backbone are supported iden- 
tically in the ORBIT component. This eliminates the need 
for gateways or bridging. 
4.2 Host  interface design 
Having described the high level design approaches and 
architecture, we now go into some detail on the host inter- 
face implementations. The speed of this interface is clearly a 
critical component o f t  he overall network performance. When 
viewed from a hardware perspective, it is clear that the speed 
of tomorrow's interface must be much higher than the tech- 
nolo? 
of today. However, speed is not just a matter of fast 
data paths: it is more critically a matter of protocol and 
operating system overhead. Unless these overheads can be 
controlled, the raw bandwidth of network and interface will 
remain unused. 
This requirement for speed, together with a requirement 
for the support of multiple services, impose a challenging set 
of engineering constraints. Further, since AURORA contains 
two sorts of switches, with two very different multiplexing 
paradigms, it is desirable t o  segregate the transfer-dependent 
parts of the interface, so that by substituting an ATM or 
PTM specific back-end, a single host interface, running the 
same transfer mode-independent protocols, can be used in 
either context. 
Several options for the design of the interfaces were con- 
sidered, and the suitability of a number of possible hosts was 
evaluated. Three host computer families were selected as the 
first candidates for attachment into AURORA: 
The DECstation 5000 workstation2; 
The IBM RS/6000 workstation; and 
The PS/2 personal computer 
Both the RS/6000 and the PSI2 products use the Mi- 
cro Channel bus architecture. Both machines will be used in 
AURORA- the RSl6000 as a platform for scientific and engi- 
neering applications and the PS/2 for more business oriented 
applications. 
4.2.1 ATM interface fo r  the ~ U ~ ~ o c h a n n e l  
The characteristics of the ~ U R ~ o c h a n n e l  have had a sub- 
stantial impact on the architecture of this interface. A host 
interface that will provide considerable flexibility (for exam- 
ple, allowing experimentation with a variety of segmentation 
and reassembly protocols) is being implemented using em- 
bedded controllers (the Intel 80960) and programmable logic 
devices [8]. Whereas the ATM interface to the RS/6000 
(described below) consists entirely of dedicated hardware, 
the ~ u ~ ~ o c h a n n e l  i t rface uses a combination of dedicated 
hardware (for functions such as cell formatting and data 
movement) with embedded controllers. The controllers per- 
form those functions that require flexibility, such as schedul- 
ing of data for transmission and the reassembly of received 
cells into larger units. The interface also provides for flexi- 
ble communication between the host and the interface - they 
can exchange arbitrary information through an area of shared 
memory. For example, the host can specify information re- 
garding the priority of different packets that are currently 
awaiting transmission, and the interface can use this infor- 
mation as input to its rate control algorithms. 
2An important charactelistic of this machine is the bandwidth (close 
to 800 Mbps) of its open bus, the ~IJ~Bochannel. 
The interface uses four STS-3c framers to provide a to- 
tal  bandwidth of 622 Mbps. These will feed into a 4-to-1 
~niiltiplexor t o  allow connection to a single S T S l 2  link. 
4.2.2 ATM interface for RSj6000 
This interface [17] migrates a carefully selected set of pro- 
tocol processing functions into hardware, and connects an 
IBM RS/6000 workstation to  an STS3c line carrying ATM 
cells. It is highly parallel and a pure hardware solution. 
l'here is a clean separation between the interface functions, 
such as segmentation and reassembly, and the interfacelhost 
communication. This separation should ease the task of port- 
ing the interface to  other workstation platforms. 
As in the ~ ~ R ~ o c h a n n e l  i t rface, this design offloads a 
considerable amount of processing from the host. The benefit 
of this is twofold. First, it frees the host to  address applica- 
tions workload, and provides concurrent processing. Second, 
the specialized hardware in the interface can often perform 
fi~nctions faster than the host, thus increasing the band- 
width available to  applications. It is noteworthy that, un- 
like the TuR~ochannel interface, this implementation has no 
software-programmable component, performing all its tasks 
in hardware. 
The current implementation consists of two wire-wrapped 
Rlicro Channel cards (which can be reduced to one if double- 
sided surface-mount fabrication techniques are used) and as- 
sliines a connection to an ATM network through SONET 
framers. The host interface performs the following functions: 
1. physical layer interface; 
2. segmentation and reassembly; 
3. virtual circuit support; 
4. buffering for the host. 
It is likely that future implementations of the Micro Chan- 
nel Architecture will support an interface running a t  622 
AIhps. 
4.2.3 ORBIT interface for RS/6000 and PSI2 
At IBM, an ORBIT interface for the Microchannel that 
will operate on either the RS/6000 or the PS/2 family of 
machines will be prototyped. The current design operates 
over 1 Gbps serial optical links using the Gazelle HOTROD 
chipset to perform the clock recovery, coding, and the serial to  
parallel conversion. The ORBIT access control and fairness 
mechanisms will be performed in Programmable Gate Array 
devices. The board will also contain a powerful RISC micro- 
processor for possible outboard implementation of protocol 
functions and hardware support for the input rate control 
mechanism of the plaNET architecture. In addition, a "pri- 
vate" interface will be provided that will permit packets to  
be transmitted to  and from the card without requiring them 
to flow over the Microchannel. This private interface will 
bc used by the video conference hardware to  transmit and 
receive video packets without loading the Microchannel. 
4.2.4 Cell-Based Coprocessor for ATM 
At MIT a cell-based coprocessor chip is being designed. 
This chip will provide a direct interface between the ATM 
network and the coprocessor interface of a conventional RISC 
processor. The combined RISC processor/cell coprocessor 
complex could form the core of an ATM-compatible work- 
station or be used as a stand-alone cell processor, similar in 
function t o  Bellcore's cell processing engine, described in Sec- 
tion 3.1.2. To perform network operations, such as reading 
and writing cells, the RISC processor executes cell copro- 
cessor instructions, much the way it performs floating point 
operations. The analogy is so exact that early experiments 
could be performed on an existing workstation by removing 
the workstation's floating point chip and substituting the cell 
chip in its place. 
This effort is closely aligned with Bellcore's work on the 
stand-alone cell processing engine. A large fraction of the 
coprocessor chip, including the serial interfaces, cell buffers, 
and register file will be directly copied from the Bellcore de- 
sign. MIT will substitute a simple co-processor sequencer and 
interface for Bellcore's on-chip RISC engine. The savings re- 
sulting from the substantial re-use of chip design and layout 
is a clear demonstration of the benefits of the close c o l l a b ~  
rative links that have been established within the project. 
This is primarily a proof of concept effort addressing a spe- 
cific memory architecture issue - one that is largely orthogc- 
nal to the performance issues addressed by the TuR~ochannel 
and Micro Channel interfaces. Accordingly our initial coprc- 
cessor instruction set will be a simple one, relying on sub- 
stantial software support from the host processor. Although 
this will limit the overall throughput attainable, it should not 
detract from our concept demonstration. 
5 Transport and higher layers 
In this section we address the work being performed at 
the higher layers in the protocol stack, i.e. the transport, ses- 
sion, presentation and application layers. All the functions 
described are intended to  be performed a t  the end systems. 
The basic design goal is high performance, i.e. to maximize 
throughput delivered through the transport protocol to the 
application. There are two schools of thought in this area. 
One school would argue that, for the most part, this high 
throughput is achievable through good implementation prac- 
tices. For example, it is important to minimize the number 
of times a packet is moved from one memory location to  an- 
other. The other school argues that while implementation 
is clearly important, new protocol concepts provide cleaner 
abstractions for user applications as well as providing new 
functions that are enabled by the high speed network. 
In the AURORA testbed we hope to  reach a deeper under- 
standing of these two approaches. We will study innovative 
techniques for the implementation of existing protocols as 
well as introduce new protocol concepts and approaches. 
I .  1 Applicat ion Level Framing 
At MIT, a new approach to  protocol design is being de- 
vcloped [6]. This approach, called Application Level Framing 
or ALF, has the following high level goals: 
a A more general model of protocol modularity; 
a Recognition of fundamental limits to  performance; 
Generalization of the "packet" concept, to deal with 
new technologies such as ATM; 
a A new paradigm for providing network service to  the 
application; and 
a A uniform structure that permits the application to  
request and obtain a variety of qualities of service. 
ALF argues that the application, not the network, should 
control the framing of data. The data stream is broken into 
Application Data Units, or ADUs, which become the units of 
cl~ecksumming, encryption, retransmission and presentation 
formatting. Only as the data is moved to the network is it 
broken into Network Data Units. NDUs could be packets, or 
ATM cells, as the technology demands. In this way, ALF can 
accommodate both ATM and PTM, as discussed above, and 
indeed can convert between the two. 
ALF is an example of a reduced constraint protocol, where 
maximum flexibility has been provided to  the implementor 
as to the timing and order of the various protocol processing 
steps. One way to  take advantage of this to  improve the per- 
formance of protocol implementations is the technique called 
Integrated Layer Processing, or ILP. In ILP, which is particu- 
larly useful with RISC processors, the data is fetched into the 
registers of the processor once, where a number of operations 
can be performed on it. In this way, ALF and ILP reduce the 
demand on memory, which is (at least in the case of RISC) 
the most important limit t o  protocol processing performance. 
II,P thus lets implementations approach the basic processing 
lilnits of the host machine. 
A key demonstration of ALF will involve the transport of 
video, and an MIT objective is to  demonstrate transport of 
compressed video over AURORA using ALF. This is discussed 
in more detail in Section 7.1. 
5.2 Rapid Transpor t  P ro toco l  ( R T P )  
At IBM, we are developing a transport protocol [13] that 
will permit operation a t  the gigabit/second speeds expected 
from the network. It is a "lightweight" transport protocol 
in the sense that it has a very small number of states and 
timers and has been designed to minimize the amount of 
buffer copying and interface crossings. In addition to these 
features, RTP provides some key new functions. It  has a fast 
connection setup capability, wherein data can be sent in the 
first packet. Thus datagram and connection based services 
are both provided in a single, consistent framework. Error re- 
covery is optional and is implemented with a single timer a t  
the receiver. Both Go-Back-N and selective repeat modes are 
s~lpported. RTP also provides multicast support (see below). 
5.3 Protocol  conversion 
While it is hoped that new applications will directly access 
the transport interfaces being developed in the testbed, it is 
likely that some applications will require the network t o  deal 
with existing protocols. Thus, one area of interest will be 
to  examine how existing protocols such as TCP, TP4, SNA, 
DECNET, etc., and evolving new protocols such as SMDS 
and Frame Relay, can be best supported across the ATM 
and PTM networks being implemented in AURORA. Such 
support involves interpreting the packet formats and control 
mechanisms used by the external protocol and mapping them 
into the appropriate ATM or PTM mechanisms. 
At IBM, the RS6000 attached through an ORBIT ring 
will be viewed as the primary protocol conversion gateway. 
The nature of the network permits considerable flexibility in 
the design of the protocol conversion. For example, in the 
support of datagram style protocols such as I P  or SMDS, 
questions that would be investigated include: whether it 
is better to  pre-establish connections between likely end- 
points; how much bandwidth (if any) to allocate to the pre- 
established connections; whether is is better to transmit cells 
or packets across the plaNET backbone. 
Another important issue to be resolved is the interwork- 
ing between plaNET and Sunshine. The hardware and soft- 
ware that will be required t o  effect this interworking at giga- 
bit speeds is currently being investigated by researchers from 
each of the four sites. 
6 Distributed Systems 
The abstractions by which network services are provided 
to  applications are especially important when a wide vari- 
ety of high-bandwidth services are to  be supported by a sin- 
gle network. The AURORA project explores both the per- 
formance and functional capacities of service abstractions in 
the context of gigabit-per-second wide-area communications 
between computers - specifically the construction of dis- 
tributed computing systems. 
6.1 Dis t r ibu ted  Shared M e m o r y  
In distributed computing systems, an essential abstrac- 
tion is application-application communication, sometimes 
called "interprocess communication" (IPC). Particularly im- 
portant is the character of the IPC primitives presented to 
computer users and applications. 
The approach taken at Penn is to use Distributed Shared 
Memory (DSM)[14][9] as the IPC paradigm. DSM provides 
the illusion that an ensemble of computers connected by a 
network have a shared address space. Networking is put in 
terms of a new abstraction, that of addressable memory, and 
as a consequence, we achieve a coupling between communica- 
tion and computation. Higher performance can result from 
the similarity between the network abstraction and the ab- 
straction of addressable memory used by processing units. 
'l'his similarity would tend to  reduce the costs of IPC in- 
1.11rred due to layers of processing. For example, a typical 
i~rotocol stack might involve: 
1. Converting a floating point number to  ASCII; 
2. Storing the ASCII representation in user memory; 
3. Passing the data to  the OS via a system call; 
4. Copying the user data into an OS buffer; 
5. Segmenting the buffer into transmission frames; and 
6. Copying the frames to the network interface. 
Each of these activities requires some processor interven- 
tion, although current protocol stacks are more memory- 
bandwidth constrained than processor constrained, due to  
the number of copies that  must be performed. Even with 
fast processors, IPC over fast communications networks has 
often achieved only a small fraction of the bandwidth of which 
t,he network is capable. 
Since AURORA seeks to exploit a significant fraction of 
the bandwidth available, communication with each machine 
instruction, as occurs with shared memory, is an extremely 
nt.tractive goal[9]. Particular foci include: 
Security of Distributed Shared Memory, including hard- 
ware support for privacy transformations [2]; 
Operating System ( 0 s )  support for high-bandwidth 
networks using DSM and for real-time traffic such as 
multimedia; and 
Architectures for extending LAN DSM models to  
WANs in an efficient manner, e.g., by modifications 
to switch fabrics to  enhance the performance of such 
systems. 
We are interested in testing the viability of DSM as an 
IPC mechanism on networks with high bandwidth x delay 
products; we expect some significant insights into protocol 
performance will result. We intend to further develop and 
evaluate the DSM approach to storage management and in- 
t,crprocess communication on the AURORA testbed. 
G.2 U Penn Wide -Area  Di s t r i bu t ed  Sys t em 
The UPWARDS Operating System is a research vehicle 
for experimenting with applications of DSM, as well as man- 
aging devices and scheduling. As a base for applications, it 
defines the service primitives available to programmers for 
processor control, interprocess communication, and external 
interaction. UPWARDS design assumes high performance 
~xrsonal  workstations connected to  a high-speed WAN. Such 
workstations are used by a small number of users, typically 
one. The user emphasis is thus on response time and not on 
aggregate throughput. 
The following design choices have been made. UP- 
\YARDS scheduling controls almost all system activity; the 
0171~ synchronously-serviced "interrupt" is that of the system 
clock driving the scheduler. Hardware interrupts are serviced 
by creating an event that is later serviced in a scheduled man- 
ner. Traditional interrupt service strategies defeat caches, 
use memory bandwidth, and can add a large variance to ex- 
ecution times. UPWARDS will support multimedia traffic, 
which requires real-time scheduling, a natural outgrowth of 
our scheme. 
UPWARDS Address Spaces are distinct from processes, 
which represent flows of control and can share an address 
space. Each process must be associated with a t  least one 
address space. These extremely "lightweight" processes 
(threads) reduce the cost of context switches necessary to  
support complex applications. 
The UPWARDS interprocess communication mechanism 
is shared memory, upon which other mechanisms such as 
message-passing or RPC can be constructed. We have shown 
experimentally, for example, that shared memory and syn- 
chronization primitives can be used t o  implement streams, 
which are useful for many IPC tasks, as illustrated by UNIX 
pipelines. 
Many visual applications have a shared memory style of 
communication with a frame buffer, used to  display complex 
objects. Real-time voice and video require specification of 
the real-time data delivery requirements. Such multimedia 
applications are a focus of intense research, as (1) they are 
expected to  be a major source of applications traffic; and, 
(2) a simple shared-state abstraction is insufficient. In par- 
ticular, we must understand service provision for applications 
with timing requirements, and incorporate this into the DSM 
model. 
Networks with high bandwidth-delay products pose sev- 
eral problems for UPWARDS in providing interactive dis- 
tributed computing. Most important of these is latency. 
Wide-area networks have large latency (delay) due to their 
large geographical scope. For example, in a nationwide 
network, the transcontinental delays are tens of millisec- 
onds (roughly comparable to disk latencies). The impor- 
tant goal is the reduction of the average latency per refer- 
ence. Two latency-reduction strategies are caching and an- 
ticipation. With caching, a fetched object is saved for reuse, 
and with anticipation, an object is pre-fetched for future use. 
Both techniques reduce the average latency, not the worst- 
case. While caching has been extensively studied, we argue 
that anticipation is a logical candidate for examination where 
delays are large and bandwidth is plentiful. Preliminary cal- 
culations shows that sending extra data on each request-reply 
becomes more attractive as (1) latency increases, and (2) 
bandwidth increases. Traces of program executions [16] sup- 
port our latency-reduction strategies. 
7 Gigabit Applications 
AURORA will experiment with several applications that 
will stress the testbed infrastructure and exercise its gigabit 
capabilities. These applications exhibit the diversity of traffic 
models that is needed for a convincing evaluation of alterna- 
I ive network technologies. Of particular interest are collab- 
ijrative applications, such as: education; group discussions; 
I; I  boratory experiments; business meetings; and collaboration 
within the AURORA project itself. 
Although the applications may seem similarly focused 
rlpon the presentation of information to  humans, both the 
aggregate traffic mix and collective service requirements will 
i,c far from homogeneous. For example, a real-time video 
c-ouferencing application may generate high-bandwidth, po- 
tcutially bursty traffic, demand little variation in delay, and 
tolerate a certain level of error. In contrast, a medical imag- 
ing application may generate less bursty traffic, tolerate sig- 
nificant variation in delay, and require completely error-free 
t,ransmission. The applications identified for exploration in 
t . 1 1 ~  AURORA project manifest the diversity of traffic mod- 
els that is needed for thorough testing and understanding of 
tomorrow's network technologies. 
7.1 Video Conferencing 
Bellcore has provided experimental Video Windows to  
each site. The Video Window is an experimental video con- 
ferencing terminal comprised of two large screen projection 
televisions mounted sidcby-side creating the illusion of one 
large screen. Two cameras co-located with the screens are 
arranged to produce a single blended image. The life-size 
images, combined with high-quality directional sound, create 
an effective teleconferencing facility. 
At Penn, a Digital Video Interface for the Micro Channel 
Architecture has been designed and implemented. The card 
interfaces the IBM RS/6000 to  NTSC video, which is the 
video standard used by the Video Windows present a t  all 
AURORA sites. In a parallel effort, MIT has designed an 
ATM-based interface that supports the direct attachment of 
video cameras to their local distribution network. 
MIT is investigating a number of video-related issues. 
One objective of the MIT research is to  demonstrate the 
transport of video over AURORA, using the ALF protocol 
approach described in Section 5.1. This demonstration has 
several goals, relating to  ALF, to video compression schemes, 
and to bandwidth allocation in networks. 
Traditional video compression for transmission is based 
on the idea of circuit switching. The packet or cell switch- 
ing alternative places different requirements on the coding 
scheme, in particular the opportunity to  take advantage of 
stmatistical bandwidth allocation. However, a pacekt-oriented 
scheme must also provide a structured means to  deal in real 
time with the loss of information. ALF provides an explicit 
framework for this task. The MIT approach to bandwidth 
allocation will be used to intermix this video with more tra- 
ditional data transfer. The plan is to identify some suitable 
compression algorithm, modify it as necessary to match the 
llncket switching context, and demonstrate it using the ALF 
protocol approach. 
7.2 Multiparty Teleconferencing 
Work is under way a t  IBM on multimedia, multiparty 
teleconferencing using a workstation-based system. Sitting 
in their offices, conferees will see each other via real-time mo- 
tion videos on their multimedia workstation display, talk and 
listen to all the conferees via real-time audio, and view pre- 
sentations via an electronic blackboard (EB) that  supports 
multiparty editing and handwriting. With respect to video, 
we are studying algorithms that are capable of compensating 
packet loss, corruption, and delay jitter with small end-to- 
end delay, buffer requirement, and motion distortion. We are 
also looking into the impact on video quality of corruption in 
compressed video, particularly inter-frame compression. 
The system being built a t  IBM will be based on a PS/2 
with a VGA display attached to  an M-Motion video adaptor. 
The video adaptor has the ability to display a moving video 
image within a window on the VGA display. A video inter- 
face card will attach to the M-Motion adaptor on one side 
and the ORBIT adaptor on the other. To display video, the 
interface card will perform the functions of receiving packets 
from ORBIT, reassembling the packets into a video stream, 
decompressing (using JPEG standard compression) and writ- 
ing the video stream into the M-Motion's frame buffer. All 
information is transferred through direct interfaces that do 
not cross the Microchannel. On the transmit side, video is 
received from a camera attached to  the M-motion adaptor, 
compressed, packetized and sent into the network over the 
ORBIT adaptor. 
7.3 Service Integration 
In the belief that a higher level of service integration must 
be a goal for the next generation of network, a variety of ap- 
proaches to this problem will be studied a t  MIT and IBM. 
True service integration means much more than simple phys- 
ical integration, i.e., carrying several sorts of services over 
one set of trunks and switches. I t  implies that parallel in- 
formation flows, carrying a variety of media-specific services, 
can be multiplexed over the same host interface and can be 
utilized by multi-service applications. Furthermore, it should 
be possible to  "cross-connect" these flows to permit general- 
ized accessibility to media-independent services such as bulk 
storage servers. If service integration is to  be a goal of the 
next generation of network, it is critical that we now demon- 
strate the need and, a t  the same time, demonstrate that it 
can be accomplished. The AURORA project will attempt to 
meet this goal. 
Obvious examples of application requirements for service 
integration are multi-media information transfer (in support 
of live video conferencing) or the storage and retrieval of 
multi-media documents. Such documents might combine 
fragments of text, graphics, video and audio, all of which 
must be transferred, stored, and retrieved in a coordinated 
manner. 
ri Network Control/Management 
The control and management of high speed networks is 
:in active area of research and our testbed will provide us 
n u  opportunity to evaluate many schemes, both our own and 
t.lrose proposed in the literature. In the following sections, 
w c  briefly discuss some of the research activities that are 
presently under way. Others will be added during the course 
of the project. 
8.1 Di s t r i bu t ed  Route C o m p u t a t i o n  
When a new call is admitted into the system several func- 
t ions have to be performed. These functions include the call 
acceptance function that makes decisions on whether or not 
to permit a new call access to  the network and the route 
computation function that determines the path that a call 
is to follow. These functions of routing and admission con- 
trol have to take into account the parameters of the call (eg. 
bandwidth), its desired quality of service, and the status of 
the network in terms of the loading and availability of its 
links and nodes. 
At IBM, a decentralized approach to  this problem is being 
investigated. We use a distributed route computation where 
each source maintains enough information to compute a suit- 
able path to  any destination. This requires a topology and 
utilization maintenance algorithm that keeps in each node a 
global view of the network status. The key to this approach 
is to ensure that the global view is as current as possible. 
In traditional networks, this is done using a flooding proce- 
dure. The flooding procedure uses excessive computational 
resources and introduces software delays in the delivery of 
lnessages which can cause inefficiencies in the route selec- 
tion process. IBM is exploring the use of hardware multicast 
support to perform the 'Ylooding". A distributed algorithm 
sets up a spanning tree in the network and topology informa- 
tion is broadcast through hardware over the spanning tree. 
'I'his method reduces the software delay and processing load. 
'l'he topology maintenance algorithm (and other control func- 
tjions) will be implemented in an RS6000 that attaches to  
every plaNET node. 
8.2 Flow and Conges t ion  Cont ro l  
The MIT work on flow and congestion control is closely 
tied in with the work on ALF, described in Section 5.1. In 
previous efforts, MIT has explored alternatives to window- 
llased flow control (for example rate-based controls) which 
may perform better on high-speed long-delay networks. The 
current objective is t o  develop and evaluate a practical 
scheme to permit controIled sharing of network bandwidth. 
01lr  plan is first to explore these control concepts a t  lower 
spceds using a software platform and then transfer these ideas 
t.o the AURORA context. Based on our work to this point, we 
I,~,lieve the scheme can meet the following requirements: 
Support diverse classes of traffic; 
Permit traffic with similar characteristics to be aggre- 
gated into common control classes, thereby reducing 
the amount of control state in large networks; 
Couple low-level resource allocation decisions to a 
higher-level accounting scheme; and 
r Detect and regulate abuse of network bandwidth. 
The overall goal of the MIT research is to prove and elab- 
orate the ALF concept. A number of demonstration projects 
will be undertaken. The results in flow and congestion con- 
trol will then be integrated into ALF to produce a complete 
protocol scheme addressing performance issues related both 
to resource sharing inside the network and to host implemen- 
tation. 
In a parallel activity, IBM is investigating variants of 
"leaky bucket" style input rate controls [4]. The basic idea 
is to introduce a new class of traffic which is given lower loss 
priority within the network. In the event of congestion this 
lower loss priority traffic is always discarded first. 
Issues related t o  bandwidth allocation in a network carry- 
ing connections with different traffic characteristics are also 
being studied [4]. Because of the statistical multiplexing of 
connections a t  the physical layer and the variation in con- 
nection bit rates, it is important to characterize, for a given 
Grade-Of-Service (GOS), both the effective bandwidth re- 
quirement of a single connection and the aggregate band- 
width usage of multiplexed connections. The main focus of 
this work is a computationally simple approximation for the 
"Equivalent Capacity", or bandwidth requirement, of both 
individual and multiplexed connections. The approximation 
takes into account the connection characteristics, the existing 
network traffic, and the desired Grade-Of-Service. It provides 
a unified metric to represent the actual bandwidth require- 
ments of connections, and the corresponding effective loads 
on network links. This metric can then be used for real-time 
implementations of various network control functions, e.g., 
routing, call admission, etc. 
8.3 Billing 
Billing is an important consideration, and service 
providers for the next generation of networks will expect, at 
minimum, some method of cost recovery. This requirement 
gives rise to a number of architectural questions. 
What are the billing metrics? 
r Where should data be collected? 
Is there a set of collectable data that is independent of 
billing metrics and policy? 
What logging and storage overhead will be incurred? 
How is configuration data maintained? 
! Discussion and Conclusions 
9.1 Experimental Evaluation 
An important part of the AURORA project is the evalu- 
ation of the installed testbed in its various forms, involving 
cach type of switch both separately and cross-connected, as 
well as the protocols and application interfaces. The key 
qi~estion to be answered is how effectively the various tech- 
ilologies and protocols can support the desired range of ap- 
plications requirements. This question will be answered by 
experimentally exploring the operation of the facility and by 
assessing the relative complexity of the various approaches. 
The evaluation depends to  a great extent on the traffic 
model that the network is expected to  support. Our assump- 
tion in AURORA is that  the network of tomorrow will sup- 
port a variety of applications, with varying communications 
service requirements. We will, of course, test the AURORA 
configurations under simulated loads that emulate expected 
traffic classes such as video, voice and bulk and interactive 
data transfer. However, because AURORA includes experi- 
ments with actual applications, we will also have ready access 
to actual sources and sinks. These components are critical, 
as they will generate realistic traffic patterns founded on real 
applications, rather than on untested assumptions. Further- 
more, the tight coupling between our development teams will 
allow us to  close the loop between the application and net- 
 ork king components - we expect both of these to evolve, 
somewhat symbiotically, during the course of the project. 
0.2 Summary 
The AURORA testbed will provide a platform in which 
researchers can explore business and scientific applications 
of gigabit networks, while evolving the network architecture 
to meet the needs of these emerging applications. Through 
the deployment of different switching equipment, worksta- 
tions, and software architectures, important lessons about 
interworking will be learned. 
We see the immediate contributions of the research a s  
being: 
High-performance switching technologies and support- 
ing experiments; 
Hardware support for protocol architectures, especially 
in the area of host interfaces; 
Interworking strategies for dissimilar protocol architec- 
tures; 
Protocols and service abstractions that enable applica- 
tions to fully utilize the available network bandwidth; 
Operational experience with gigabit per second WANs 
and their applications. 
The existence of the AURORA testbed will stimulate fur- 
ther research into applications and terminal devices. Such 
research will provide concrete feedback for the future evolu- 
tion of the telecommunications infrastructure of the nation, 
including standards efforts, carrier directions, network vendor 
products, and workstation offerings. Furthermore, the oper- 
ational experience gained in this testbed will bear directly 
upon the deployment and operation of broadband switching 
installations - be they carrier central office exchanges or 
private customer premises switches. 
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